In this video series, we'll build and analyze a block-based serial link system in Sigrity Topology Explorer. In Part 3 of 4 in this video series, you will learn:
Follow along with these demo files: https://www.ema-eda.com/wp-content/uploads/2023/05/2023SL_Part3.zip
4:17
6:45Learn how to make connections between different blocks in a DDR topology and check connectivity to analyze signal integrity with Sigrity.
3:27Learn how to connect blocks in a Serial Link topology and verify connections for signal integrity analysis in Sigrity.
3:45Learn how to build a block-based serial link topology to perform signal integrity analysis with Sigrity.
3:59Learn how to create an RC circuit in PSpice to perform various SPICE simulations.
3:42Learn how to perform signal integrity analysis for a serial link system and analyze results in Sigrity.
6:09Learn how to perform power-aware signal integrity analysis for DDR4, analyze the simulation results and generate a report with Sigrity.
6:45Learn how to configure a timing budget and simulation analysis options for power-aware DDR analysis with Sigrity.
4:29Learn how to configure the topology for a DDR device to analyze noise due to switching with Sigrity.
5:12Learn how to configure a power-aware DDR topology and analyze return loss results in Sigrity.
