Topology Explorer System SI allows you to run circuit or channel simulation for a parallel bus system. In this video, we'll set analysis options for DDR4 SPBS circuit simulation (part 7 of 10). You will use Topology Explorer to:
Follow along with the demo files here: https://www.ema-eda.com/wp-content/uploads/2023/03/SPBS_Part7.zip
3:59Learn how to create an RC circuit in PSpice to perform various SPICE simulations.
3:42Learn how to perform signal integrity analysis for a serial link system and analyze results in Sigrity.
4:03Learn how to setup analysis options for signal integrity analysis of a serial link system with Sigrity.
6:09Learn how to perform power-aware signal integrity analysis for DDR4, analyze the simulation results and generate a report with Sigrity.
6:45Learn how to configure a timing budget and simulation analysis options for power-aware DDR analysis with Sigrity.
4:29Learn how to configure the topology for a DDR device to analyze noise due to switching with Sigrity.
5:12Learn how to configure a power-aware DDR topology and analyze return loss results in Sigrity.
0:54Efficiently create the required via shielding in OrCAD to prevent EMI and noise from effecting design performance with Shield Generator in Allegro Productivity Toolbox.
0:49Quickly and efficiently complete PCB layout for circular boards using the Polar Grid functionality in Allegro Productivity Toolbox.
1:00Quickly shield sensitive signals to minimize crosstalk and noise with the Shield Router in Allegro Productivity Toolbox.
0:46Automatically adjust text to improve readability during documentation, manufacturing and testing with Label Tune in the Allegro Productivity Toolbox.
1:03Quickly create oversized masks to adhere to manufacturing requirements and improve yield with the Mask Generator in Allegro Productivity Toolbox.
1:00Easily design and incorporate spiral inductors in RF and power applications with Coil Designer in Allegro Productivity Toolbox.
6:56Learn how to simulate DDR4 and analyze results and compliance to device standards with Sigrity.
3:42Learn how to perform simulation on a DDR4 device and analyze the results in Sigrity.
5:19Learn how to add probes and setup sweep parameters to perform DDR4 analysis in Sigrity.
3:15Learn how to setup the required timing budget to perform DDR simulation in Sigrity.
5:30Learn how to connect blocks in a simple parallel bus system topology ad verify the connectivity in Topology Explorer in part 5 of this video series.
