Sigrity Tech Tip: How to Build Accurate Leadframe Package Models Quickly and Easily

October 7, 2016 Team EMA

Sigrity technologists guide you step by step on how to setup a leadframe package design for accurate extraction using the 3D quasi-static solver engine. Accurate RLC extraction is performed on a leadframe design from the same environment used to model multi-layer packages with other solver engines. Design productivity is improved by enabling a common environment to model leadframe, flip-chip, and wirebond IC Packages.

Previous Article
Sigrity Tech Tip: How DDR interfaces can be accurately analyzed pain-free (without large S-parms)
Sigrity Tech Tip: How DDR interfaces can be accurately analyzed pain-free (without large S-parms)

Sigrity technologists guide you step by step on how to use the Sigrity Finite Difference Time Domain (FDTD)...

Next Article
Sigrity Tech Tips: Why the Best PCB Designers use Power-Aware Rule Checks
Sigrity Tech Tips: Why the Best PCB Designers use Power-Aware Rule Checks

Allegro Sigrity SI Base and Power-Aware SI Option from Cadence are demonstrated. Sigrity technologists guid...