Sigrity Tech Tip: How to Accelerate Accurate 3D Full Wave Extraction Time

December 6, 2016 Team EMA

Sigrity technologist Brad Brim guides you step by step on how to perform full-wave 3D extraction on the right slice of a PCB or IC Package design. He shares his insights in how to use different field solvers to qualify your “area of interest” and then apply Cadence 3D full-wave technology to produce an accurate interconnect model in a fraction of the time spent using other solutions where the problem may not have been so strategically bounded.

Previous Article
Sigrity Tech Tip: How to Test Modules for Automotive Ethernet Compliance Before Building a Prototype
Sigrity Tech Tip: How to Test Modules for Automotive Ethernet Compliance Before Building a Prototype

Learn more about the Allegro Sigrity SI Base and the System Serial Link Analysis Option from Cadence.

Next Article
Sigrity Tech Tip: How DDR interfaces can be accurately analyzed pain-free (without large S-parms)
Sigrity Tech Tip: How DDR interfaces can be accurately analyzed pain-free (without large S-parms)

Sigrity technologists guide you step by step on how to use the Sigrity Finite Difference Time Domain (FDTD)...