Sigrity Tech Tip: How DDR interfaces can be accurately analyzed pain-free (without large S-parms)

November 11, 2016 Team EMA

Sigrity technologists guide you step by step on how to use the Sigrity Finite Difference Time Domain (FDTD) simulator to accurately predict the impact of simultaneous switching noise (SSN) in a system context. A PCB layout is directly connected to a system topology without having to perform an S-parameter extraction. This “FDTD-direct” methodology overcomes the challenge faced by SI engineers who fear accuracy could be compromised when converting an S-parameter to a simplified broadband spice model.

Previous Article
Sigrity Tech Tip: How to Accelerate Accurate 3D Full Wave Extraction Time
Sigrity Tech Tip: How to Accelerate Accurate 3D Full Wave Extraction Time

Allegro Sigrity SI Base (http://goo.gl/L1k5GX) and the System Serial Link Analysis Option (http://goo.gl/L0...

Next Article
Sigrity Tech Tip: How to Build Accurate Leadframe Package Models Quickly and Easily
Sigrity Tech Tip: How to Build Accurate Leadframe Package Models Quickly and Easily

Sigrity technologists guide you step by step on how to setup a leadframe package design for accurate extrac...