TimingDesigner Sigrity Integration for DDR Memory Analysis

September 27, 2016 Team EMA

Cadence Sigrity and EMA TimingDesigner have teamed up to provide an fully integrated flow to achieve DDR timing sign-off. Sign-Off with confidence using the industry leading accuracy of Sigrity power-aware simulation with the advanced timing diagram driven visualization and analysis environment of TimingDesigner

Previous Article
TimingDesigner Simple Diagrams Part 2
TimingDesigner Simple Diagrams Part 2

Drawing Basic Timing diagrams. (part 2 of a 3 part series).

Next Article
TimingDesigner Simple Diagrams Part 3
TimingDesigner Simple Diagrams Part 3

Drawing Basic Timing diagrams.