4X Faster Timing Closure on Memory Subsystems with Allegro TimingVision Environment

August 21, 2019 Team EMA

Routing boards with high-speed interfaces had been a time-consuming, manual process at Cavium. To alleviate scheduling pressures without sacrificing quality of their multi-layer boards, the San Jose, CA, semiconductor company automated the process with the Cadence® Allegro® TimingVision environment. In this 3-minute video, Bill Munroe, principal PCB designer in the company's Post-Silicon Group, talks about how the technology helped his team achieve 4X faster timing closure on DDR3 and DDR4 memory subsystems.

Previous Article
On-Demand Webinar: Managing PCB Design Complexity
On-Demand Webinar: Managing PCB Design Complexity

Learn how to effectively drive design success without driving yourself crazy in this webinar from the exper...

Next Article
SiliconExpert CONNECT BOM Risk: Getting Started
SiliconExpert CONNECT BOM Risk: Getting Started

An overview of the Silicon Expert CONNECT BOM Risk app. This video will help you implement BOM Risk Analysi...

OrCAD Free Trial

Try OrCAD Today