EMA Resources

On-Demand Webinars

Home > EMA Resources > Webinars > DDR5 Post-Layout Verification – Find and Fix Causes of Failure

DDR5 Post-Layout Verification – Find and Fix Causes of Failure

Duration: 49:07

Picture this: you own the design of a fancy new digital PCB with an ultra-fast DDR5 DRAM module to enable some incredible features in your product. Layout has just been completed and you only have a couple of days to finalize your review before signing off with management that it’s ready to go. There was enough time to pass a few signal integrity constraints to the PCB Designer on the interface and your pre-layout simulation gave you a passing report. Unfortunately, when you did a full board extraction of the layout and plugged it into your simulation, the report was showing failures even though the layout looks adequate during visual inspection. With such a short timeline, how are you going to chase down the root cause of the failure in time to ship the board?

This webinar will provide an example of just that type of situation. It will give the Hardware Engineer, PCB Designer or Signal Integrity Engineer the tools they need to avoid these pitfalls up front as well as the skills to troubleshoot the problems when they do arise. The webinar will be a live demonstration-based presentation with minimal slides and an opportunity for live questions and answers with Sigrity PowerSI certified engineer Stephen Newberry.

DDR5 Post-Layout Verification – Find and Fix Causes of Failure

Picture this: you own the design of a fancy new digital PCB with an ultra-fast DDR5 DRAM module to enable some incredible features in your product. Layout has just been completed and you only have a couple of days to finalize your review before signing off with management that it’s ready to go. There was enough time to pass a few signal integrity constraints to the PCB Designer on the interface and your pre-layout simulation gave you a passing report. Unfortunately, when you did a full board extraction of the layout and plugged it into your simulation, the report was showing failures even though the layout looks adequate during visual inspection. With such a short timeline, how are you going to chase down the root cause of the failure in time to ship the board?

This webinar will provide an example of just that type of situation. It will give the Hardware Engineer, PCB Designer or Signal Integrity Engineer the tools they need to avoid these pitfalls up front as well as the skills to troubleshoot the problems when they do arise. The webinar will be a live demonstration-based presentation with minimal slides and an opportunity for live questions and answers with Sigrity PowerSI certified engineer Stephen Newberry.

Duration: 49:07

Related Resources

On-Demand Webinars

Design Documentation and How to Communicate Design Intent With Your Manufacturing Partner

This webinar will cover what is needed to ensure an efficient handoff to manufacturing as well as techniques to help you automate and prevent errors in the process.
See On-Demand Webinars
On-Demand Webinars

OrCAD X Presto PCB Layout

See how the new Presto Layout interface in OrCAD X brings new levels of productivity and efficiency to the engineer’s desktop.
See On-Demand Webinars
On-Demand Webinars

PCB Trace Termination Techniques to Ensure Signal Integrity

As signal frequencies and speeds increase the potential for unwanted noise, distortion, and reflections are becoming commonplace. Fortunately, there are well defined methodologies to help mitigate these issues in your designs. In the case of reflections implementing a trace termination strategy will help you avoid this unwanted noise that can cause issues for consistent and steady data transfer. Join the PCB experts at EMA Design Automation and Sierra Circuits as they go through PCB trace termination strategies, their pros and cons, and how you can leverage your CAD tools to help you implement the perfect termination routing scheme for your designs.
See On-Demand Webinars
On-Demand Webinars

50% PCB Design Cycle Reduction? See How Concurrent PCB Layout & Routing Can Get You There

Join the PCB design experts at EMA to see how you can reduce design time by 50% or more and get your team working in concert effectively with Cadence Symphony concurrent design.
See On-Demand Webinars
On-Demand Webinars

6 Common SI/PI Issues Lurking in Your Design – And How to Prevent Them

Electronics have been speeding up for decades, and there is no sign that it will be slowing down in the future. As the need for faster, more power efficient, and smaller devices continue to grow signal and power integrity issues are becoming commonplace.
See On-Demand Webinars
On-Demand Webinars

A Deeper Dive in Accelerated Innovation: Engineering Smart Products

With more control than ever, we have the opportunity to become smarter, more imaginative, more immersive, collaborative and predictive than before. The key to prepare well for the chaotic changing world is to imagine and invent in the virtual world. When you can easily and successfully create a digital twin and simulate in the virtual world, you can reach the real world more accurately, faster, and at a much cheaper cost.
See On-Demand Webinars
On-Demand Webinars

A Dive into DDR5: An Engineers Guide to Simulating and Validating the Latest Generation of DDR

Join us to learn from an industry professional how to upgrade your designs with DDR5 and simulate for success.
See On-Demand Webinars
On-Demand Webinars

Accelerate Your PCB Designs

PCB design is a never-ending cycle—the sooner you can finish one design, the sooner you can get started on the next. Join our webinar and learn how the latest advancements in Cadence®
See On-Demand Webinars
On-Demand Webinars

Accelerated Devices Journey Continues: Manufacturing Production Meets Scheduling

Join EMA and Dassault Systemes to learn how to improve your manufacturing efficiency through the use of a digital twin to ensure your design is manufactured right the first time, and how to mitigate the learning curve for production.
See On-Demand Webinars
On-Demand Webinars

Accelerating Allegro PCB and APD Package Layout Using NVIDIA GPUs for Complex Designs

Boards and Packages are getting extremely complex and large; what used to be considered large with millions of objects are now getting into the 100’s of millions of objects. Traditional rendering on CPU of such large and complex designs is not scalable for today’s demand. In fact, two years ago, we observed a performance degradation in the rendering functionality for certain big designs.
See On-Demand Webinars
On-Demand Webinars

Accelerating Your Design With Component Information Management

Accelerate your design process and improve collaboration with your design team with an integrated component information system and searchable component data environment.
See On-Demand Webinars
On-Demand Webinars

Accelerating Your RF Design Cycle with AWR

Join the experts at EMA Design Automation and see why market leaders such as Qorvo, Mitsubishi, and Ericsson depend on AWR for their RF design needs.
See On-Demand Webinars
EMA Design Automation